

IS61LV256AL




32K x 8 LOW VOLTAGE CMOS STATIC RAM

AUGUST 2009

FEATURES

- High-speed access times:
 - 10 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
 - 60 μ W (typical) CMOS standby
 - 65 mW (typical) operating
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three-state outputs
- Lead-free available

FUNCTIONAL BLOCK DIAGRAM



DESCRIPTION

The *ISSI* IS61LV256AL is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns maximum.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 150 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (\overline{CE}). The active LOW Write Enable (WE) controls both writing and reading of the memory.


The IS61LV256AL is available in the JEDEC standard 28-pin, 300-mil SOJ and the 450-mil TSOP (Type I) packages.

IS61LV256AL




PIN CONFIGURATION

28-Pin SOJ



PIN CONFIGURATION

28-Pin TSOP (Type I)



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
Vdd	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE	OE	I/O Operation	Vdd Current
Not Selected (Power-down)	X	H	X	High-Z	I _{ss1} , I _{ss2}
Output Disabled	H	L	H	High-Z	I _{cc}
Read	H	L	L	D _{out}	I _{cc}
Write	L	L	X	D _{IN}	I _{cc}

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
Vdd	Power Supply Voltage Relative to GND	-0.5 to +4.6	V
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _{STG}	Storage Temperature	-65 to +150	°C
P _d	Power Dissipation	1	W
I _{OUT}	DC Output Current	±20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Speed (ns)	V _{DD} ⁽¹⁾
Commercial	0°C to +70°C	10	3.3V, +10%, -5%
Industrial	-40°C to +85°C	10	3.3V + 10%, -5%

Note: 1. If operated at 12ns, V_{DD} range is 3.3V \pm 10%.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{DD} = Min., I _{OL} = -2.0 mA	2.4	—	V
V _{OL}	Output LOW Voltage	V _{DD} = Min., I _{OL} = 4.0 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
I _U	Input Leakage	GND \leq V _{IN} \leq V _{DD}	Com. Ind.	-1 -2	μ A
I _{LO}	Output Leakage	GND \leq V _{OUT} \leq V _{DD} , Outputs Disabled	Com. Ind.	-1 -2	μ A

- Notes:
1. V_{IL} (min.) = -0.3V (DC); V_{IL} (min.) = -2.0V (pulse width \leq 2.0 ns).
V_{IH} (max.) = V_{DD} + 0.5V (DC); V_{IH} (max.) = V_{DD} + 2.0V (pulse width \leq 2.0 ns).
 2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Sym.	Parameter	Test Conditions	-10 ns		Unit
			Min.	Max.	
I _{CC1}	V _{DD} Operating Supply Current	V _{DD} = Max., \overline{CE} = V _{IL} , I _{OL} = 0 mA, f = 1 MHz	Com. Ind.	— —	mA
I _{CC2}	V _{DD} Dynamic Operating Supply Current	V _{DD} = Max., \overline{CE} = V _{IL} , I _{OL} = 0 mA, f = f _{MAX}	Com. Ind.	— —	mA
		typ. ⁽²⁾		20	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{DD} = Max., V _{IN} = V _{IH} or V _{IL} , \overline{CE} \geq V _{IH} , f = 0	Com. Ind.	— —	mA
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{DD} = Max., \overline{CE} \geq V _{DD} - 0.2V, V _{IN} \geq V _{DD} - 0.2V, or V _{IN} \leq 0.2V, f = 0	Com. Ind.	— —	μ A
		typ. ⁽²⁾		2	

Notes:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
2. Typical values are measured at V_{DD} = 3.3V, T_A = 25°C and not 100% tested.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)





Symbol	Parameter	-10 ns		-12 ns		Unit
		Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	10	—	12	—	ns
t_{AA}	Address Access Time	—	10	—	12	ns
t_{OHA}	Output Hold Time	2	—	2	—	ns
t_{ACE}	\overline{CE} Access Time	—	10	—	12	ns
t_{OE}	\overline{OE} Access Time	—	5	—	5	ns
$t_{LZOE}^{(2)}$	\overline{OE} to Low-Z Output	0	—	0	—	ns
$t_{HZOE}^{(2)}$	\overline{OE} to High-Z Output	—	5	—	5	ns
$t_{LZCE}^{(2)}$	\overline{CE} to Low-Z Output	3	—	3	—	ns
$t_{HZCE}^{(2)}$	\overline{CE} to High-Z Output	—	5	—	6	ns
$t_{PU}^{(3)}$	\overline{CE} to Power-Up	0	—	0	—	ns
$t_{PD}^{(3)}$	\overline{CE} to Power-Down	—	10	—	12	ns

Notes:

- Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ± 200 mV from steady-state voltage. Not 100% tested.
- Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS**AC WAVEFORMS****READ CYCLE NO. 1^(1,2)****READ CYCLE NO. 2^(1,3)****Notes:**

- WE is HIGH for a Read Cycle.
- The device is continuously selected. \overline{OE} , $\overline{CE} = V_L$.
- Address is valid prior to or coincident with CE LOW transitions.




WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

Symbol	Parameter	-10 ns		-12 ns		Unit
		Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	10	—	12	—	ns
t _{SCE}	CE to Write End	8	—	8	—	ns
t _{AW}	Address Setup Time to Write End	8	—	8	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	ns
t _{PWE1}	WE Pulse Width (OE HIGH)	7	—	8	—	ns
t _{PWE2}	WE Pulse Width (OE LOW)	10	—	12	—	ns
t _{SD}	Data Setup to Write End	6.5	—	7	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	ns
t _{HZWE} ⁽³⁾	WE LOW to High-Z Output	—	3.5	—	5	ns
t _{LZWE} ⁽³⁾	WE HIGH to Low-Z Output	0	—	0	—	ns

Notes:

- Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS

WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW)⁽¹⁾WRITE CYCLE NO. 2 (WE Controlled, OE is HIGH During Write Cycle)^(1,2)WRITE CYCLE NO. 3 (WE Controlled, OE is LOW During Write Cycle)⁽¹⁾

Notes:


- The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- IO will assume the High-Z state if OE > VIH.

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{DD} for Data Retention	See Data Retention Waveform	2.0	3.6	3.6	V
I _{DR}	Data Retention Current	V _{DD} = 2.0V, $\bar{CE} \geq V_{DD} - 0.2V$ $V_N \geq V_{DD} - 0.2V$, or $V_N \leq V_{SS} + 0.2V$	Com. Ind.	— —	2 50	μA
t _{SDR}	Data Retention Setup Time	See Data Retention Waveform	0	—	—	ns
t _{RDR}	Recovery Time	See Data Retention Waveform	t _{RC}	—	—	ns

Note:


1. Typical Values are measured at $V_{DD} = 3.3V$, $T_A = 25^\circ C$ and not 100% tested.

DATA RETENTION WAVEFORM (\bar{CE} Controlled)**ORDERING INFORMATION****Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
10	IS61LV256AL-10T	TSOP - Type I
	IS61LV256AL-10TL	TSOP - Type I, Lead-free
	IS61LV256AL-10J	300-mil Plastic SOJ
	IS61LV256AL-10JL	300-mil Plastic SOJ, Lead-free

ORDERING INFORMATION**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
10	IS61LV256AL-10TI	TSOP - Type I
	IS61LV256AL-10TLI	TSOP - Type I, Lead-free
	IS61LV256AL-10JI	300-mil Plastic SOJ
	IS61LV256AL-10JLI	300-mil Plastic SOJ, Lead-free



ISSI		TITLE	28L 300mil SOJ	REV.	C	DATE
Package Outline		28L 300mil SOJ	Package Outline		07/05/2006	

