





## AD9430

Parameter	Temp	Test Level	AD9430-170			AD9430-210			Unit
			Min	Typ	Max	Min	Typ	Max	
POWER SUPPLY (CMOS Mode)									
AVDD	Full	IV	3.1	3.3	3.6	3.2	3.3	3.6	V
DRVDD	Full	IV	3.0	3.3	3.6	3.0	3.3	3.6	V
Supply Currents									
$I_{AVDD}$ (AVDD = 3.3 V) <sup>1</sup>	Full	IV	335	372	390	450	450	450	mA
$I_{DRVDD}$ (DRVDD = 3.3 V) <sup>1</sup>	Full	IV	24	30	30	30	30	30	mA
Power Dissipation <sup>2</sup>	Full	IV	1.1	1.3	1.3	1.3	1.3	1.3	W
Power Supply Rejection	25°C	V	-7.5	-7.5	-7.5	-7.5	-7.5	-7.5	mV/V

<sup>1</sup> Internal reference mode; SENSE = Floats.

<sup>2</sup> External reference mode; SENSE = DRVDD, VREF driven by external 1.23 V reference.

<sup>3</sup> SS (Pin 1) = GND. See the Analog Input section. SS = GND in all dc and ac tests, unless otherwise noted.

<sup>4</sup>  $I_{AVDD}$  and  $I_{DRVDD}$  are measured with an analog input of 10.3 MHz, -0.5 dBFS, sine wave, rated ENCODE rate, and in LVDS output mode. See Typical Performance Characteristics and Application Notes sections for  $I_{AVDD}$ . Power consumption is measured with a dc input at rated ENCODE rate in LVDS output mode.

<sup>5</sup>  $I_{AVDD}$  and  $I_{DRVDD}$  are measured with an analog input of 10.3 MHz, -0.5 dBFS, sine wave, rated ENCODE rate, and in CMOS output mode. See Typical Performance Characteristics and Application Notes sections for  $I_{AVDD}$ . Power consumption is measured with a dc input at rated ENCODE rate in CMOS output mode.

## AD9430

### AC SPECIFICATIONS

AVDD = 3.3 V, DRVDD = 3.3 V, T<sub>MIN</sub> = -40°C, T<sub>MAX</sub> = +85°C, f<sub>IN</sub> = -0.5 dBFS, internal reference, full scale = 1.536 V, LVDS output mode, unless otherwise noted.<sup>1</sup>

Table 2.

Parameter	Temp	Test Level	AD9430-170			AD9430-210			Unit
			Min	Typ	Max	Min	Typ	Max	
SNR									
Analog Input @ -0.5 dBFS	10 MHz	25°C	I			63.5	65		
	70 MHz	25°C	I			63	65		
	100 MHz	25°C	V			65			
	240 MHz	25°C	V			61			
SINAD									
Analog Input @ -0.5 dBFS	10 MHz	25°C	I			63.5	65		
	70 MHz	25°C	I			63	65		
	100 MHz	25°C	V			65			
	240 MHz	25°C	V			60			
EFFECTIVE NUMBER OF BITS (ENOB)									
Analog Input @ -0.5 dBFS	10 MHz	25°C	I			10.3	10.6		
	70 MHz	25°C	I			10.3	10.6		
	100 MHz	25°C	V			10.6			
	240 MHz	25°C	V			9.8			
WORST HARMONIC (2nd or 3rd)									
Analog Input @ -0.5 dBFS, 10 MHz	10 MHz	25°C	I				-85	-75	
	70 MHz	25°C	I				-85	-75	
	100 MHz	25°C	V				-77		
	240 MHz	25°C	V				-63		
WORST HARMONIC (4th or Higher)									
Analog Input @ -0.5 dBFS, 10 MHz	10 MHz	25°C	I				-87	-78	
	70 MHz	25°C	I				-87	-78	
	100 MHz	25°C	V				-77		
	240 MHz	25°C	V				-63		
TWO-TONE IMD <sup>2</sup>									
F1, F2 @ -7 dBFS						25°C	V		
								-75	
ANALOG INPUT BANDWIDTH						25°C	V		
							700		
								700	MHz

<sup>1</sup> All ac specifications tested by differentially driving CLK+ and CLK-.

<sup>2</sup> F1 = 28.3 MHz, F2 = 29.3 MHz.

## AD9430

## DIGITAL SPECIFICATIONS

AVDD = 3.3 V, DRVDD = 3.3 V, T<sub>MIN</sub> = -40°C, T<sub>MAX</sub> = +85°C, unless otherwise noted.

Table 3.

Parameter	Temp	Test Level	AD9430-170			AD9430-210			Unit
			Min	Typ	Max	Min	Typ	Max	
ENCODE AND DS INPUTS (CLK+, CLK-, DS+, DS-) <sup>1</sup>	Full	IV	0.2			0.2			V
Differential Input Voltage <sup>2</sup>	Full	VI	1.375	1.5	1.575	1.375	1.5	1.575	V
Common-Mode Voltage <sup>3</sup>	Full	VI	3.2	5.5	6.5	3.2	5.5	6.5	V
Input Resistance	Full	VI							kΩ
Input Capacitance	25°C	V		4			4		pF
LOGIC INPUTS (S1, S2, S4, S5)	Full	IV							
Logic 1 Voltage	Full	IV	2.0			2.0			V
Logic 0 Voltage	Full	IV				0.8			V
Logic 1 Input Current	Full	VI				190			μA
Logic 0 Input Current	Full	VI				10			μA
Input Resistance	25°C	V		30			30		kΩ
Input Capacitance	25°C	V		4			4		pF
LOGIC OUTPUTS (CMOS Mode)	Full	IV							
Logic 1 Voltage <sup>4</sup>	Full	IV	DRVDD			DRVDD			V
Logic 0 Voltage <sup>4</sup>	Full	IV	-0.05			-0.05			V
LOGIC OUTPUTS (LVDS Mode) <sup>4,5</sup>	Full	VI							
V <sub>DD</sub> Differential Output Voltage	Full	VI	247		454	247		454	mV
V <sub>OS</sub> Output Offset Voltage	Full	VI	1.125		1.375	1.125		1.375	V
Output Coding			Twos complement or binary			Twos complement or binary			

<sup>1</sup> ENCODE (Clock) and DS inputs identical on the chip. See the Equivalent Circuits section.

<sup>2</sup> All ac specifications tested by driving CLK+ and CLK- differentially, |(CLK+) - (CLK-)| > 200 mV.

<sup>3</sup> ENCODE (Clock) inputs' common-mode can be externally set, such that 0.9 V < (CLK+ or CLK-) < 2.6 V.

<sup>4</sup> Digital output logic levels: DRVDD = 3.3 V, C<sub>DDQ</sub> = 5 pF.

<sup>5</sup> LVDS R<sub>TERM</sub> = 100 Ω, LVDS output current set resistor (R<sub>SET</sub>) = 3.74 kΩ (1% tolerance).

## AD9430

## SWITCHING SPECIFICATIONS

AVDD = 3.3 V, DRVDD = 3.3 V, T<sub>MIN</sub> = -40°C, T<sub>MAX</sub> = +85°C, unless otherwise noted.

Table 4.

Parameter (Conditions)	Temp	Test Level	AD9430-170			AD9430-210			Unit
			Min	Typ	Max	Min	Typ	Max	
Maximum Conversion Rate <sup>1</sup>	Full	VI	170			210			MSPS
Minimum Conversion Rate <sup>1</sup>	Full	V				40			MSPS
CLK+ Pulse Width High (t <sub>WH</sub> ) <sup>1</sup>	Full	IV	2			12.5	2		ns
CLK+ Pulse Width Low (t <sub>WL</sub> ) <sup>1</sup>	Full	IV	2			12.5	2		ns
DS Input Setup Time (t <sub>DSH</sub> ) <sup>2</sup>	Full	IV	-0.5			-0.5			ns
DS Input Hold Time (t <sub>DHS</sub> ) <sup>2</sup>	Full	IV	1.75			1.75			ns
OUTPUT (CMOS Mode)									
Valid Time (t <sub>v</sub> )	Full	IV	2			2			ns
Propagation Delay (t <sub>PD</sub> )	Full	IV				3.8	5		ns
Rise Time (t <sub>r</sub> ) (20% to 80%)	25°C	V				1			ns
Fall Time (t <sub>f</sub> ) (20% to 80%)	25°C	V				1			ns
DCO Propagation Delay (t <sub>DCP</sub> )	Full	IV				3.8	5		ns
Data to DCO Skew (t <sub>DD</sub> to t <sub>DCP</sub> )	Full	IV	-0.5	0	+0.5	-0.5	0	+0.5	ns
Interleaved Mode (A, B Latency)	Full	IV				14, 14			Cycles
Parallel Mode (A, B Latency)	Full	IV				15, 14			Cycles
OUTPUT (LVDS Mode)									
Valid Time (t <sub>v</sub> )	Full	VI	2.0			2.0			ns
Propagation Delay (t <sub>PD</sub> )	Full	VI				3.2	4.3		ns
Rise Time (t <sub>r</sub> ) (20% to 80%)	25°C	V				0.5			ns
Fall Time (t <sub>f</sub> ) (20% to 80%)	25°C	V				0.5			ns
DCO Propagation Delay (t <sub>DCP</sub> )	Full	VI				1.8	2.7		ns
Data to DCO Skew (t <sub>DD</sub> to t <sub>DCP</sub> )	Full	IV				0.5	0.8		ns
Latency	Full	IV				0.2	0.8	0.2	0.8
APERTURE DELAY (t <sub>a</sub> )	25°C	V				14			Cycles
APERTURE UNCERTAINTY (Jitter, t <sub>j</sub> )	25°C	V				0.25			ps rms
OUT OF RANGE RECOVERY TIME (CMOS and LVDS)	25°C	V						1	
									Cycles

<sup>1</sup> All ac specifications tested by differentially driving CLK+ and CLK-.

<sup>2</sup> DS inputs used in CMOS mode only.

## ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
AVDD, DRVDD	4 V
Analog Inputs	-0.5 V to AVDD + 0.5 V
Digital Inputs	-0.5 V to DRVDD + 0.5 V
REFIN Inputs	-0.5 V to AVDD + 0.5 V
Digital Output Current	20 mA
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	150°C
Maximum Case Temperature	150°C
$\theta_{JA}$ <sup>1</sup>	25°C/W, 32°C/W

<sup>1</sup> Typical  $\theta_{JA}$  = 32°C/W (heat slug not soldered); typical  $\theta_{JA}$  = 25°C/W (heat slug soldered) for multilayer board in still air with solid ground plane.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## EXPLANATION OF TEST LEVELS

Table 6.


Level	Description
I	100% production tested.
II	100% production tested at 25°C and sample tested at specified temperatures.
III	Sample tested only.
IV	Parameter is guaranteed by design and characterization testing.
V	Parameter is a typical value only.
VI	100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range; 100% production tested at temperature extremes for military devices.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



### NOTES

1. THE AD9430 HAS A CONDUCTIVE HEAT SLUG TO HELP DISSIPATE HEAT AND ENSURE RELIABLE OPERATION OF THE DEVICE OVER THE FULL INDUSTRIAL TEMPERATURE RANGE. THE SLUG IS EXPOSED ON THE BOTTOM OF THE PACKAGE AND ELECTRICALLY CONNECTED TO CHIP GROUND. IT IS RECOMMENDED THAT NO PCB SIGNAL TRACES OR VIAS BE LOCATED UNDER THE PACKAGE THAT COULD COME IN CONTACT WITH THE CONDUCTIVE SLUG. ATTACHING THE SLUG TO A GROUND PLANE WILL REDUCE THE JUNCTION TEMPERATURE OF THE DEVICE WHICH MAY BE BENEFICIAL IN HIGH TEMPERATURE ENVIRONMENTS.

Figure 4. CMOS Dual-Mode Pin Configuration


Table 7. CMOS Mode Pin Function Descriptions

Pin Number	Mnemonic	Description
1	S5	Full-Scale Adjust Pin. AVDD sets $f_s$ = 0.768 V p-p differential, GND sets $f_s$ = 1.536 V p-p differential.
2, 7, 42, 43, 65, 66, 68	DNC	Do Not Connect.
3	S4	Interleaved, Parallel Select Pin. High = interleaved.
4, 9, 12, 13, 16, 17, 20, 23, 25, 26, 30, 31, 35, 38, 41, 86, 87, 91, 92, 93, 96, 97, 100	AGND <sup>1</sup>	Analog Ground.
5	S2	Output Mode Select. Low = dual-port CMOS, high = LVDS.
6	S1	Data Format Select. Low = binary, high = twos complement for both CMOS and LVDS modes.
8, 14, 15, 18, 19, 24, 27, 28, 29, 34, 39, 40, 88, 89, 90, 94, 95, 98, 99	AVDD	3.3 V Analog Supply.
10	SENSE	Reference Mode Select Pin. Float for internal reference operation.
11	VREF	1.235 V Reference I/O—Function Dependent on SENSE.
21	VIN+	Analog Input—True.
22	VIN-	Analog Input—Complement.
32	DS+	Data Sync (Input)—True. Tie low if not used.
33	DS <sup>-2</sup>	Data Sync (Input)—Complement. Tie high if not used.

Pin Number	Mnemonic	Description
36	CLK+	Clock Input—True.
37	CLK-	Clock Input—Complement.
44	DB0	B Port Output Data Bit (LSB).
45	DB1	B Port Output Data Bit.
46	DB2	B Port Output Data Bit.
47, 54, 62, 75, 83	DRVDD	3.3 V Digital Output Supply (3.0 V to 3.6 V).
48, 53, 61, 67, 74, 82	DRGND <sup>1</sup>	Digital Output Ground.
49	DB3	B Port Output Data Bit.
50	DB4	B Port Output Data Bit.
51	DB5	B Port Output Data Bit.
52	DB6	B Port Output Data Bit.
55	DB7	B Port Output Data Bit.
56	DB8	B Port Output Data Bit.
57	DB9	B Port Output Data Bit.
58	DB10	B Port Output Data Bit.
59	DB11	B Port Output Data Bit (MSB).
60	OR_B	B Port Overrange.
63	DCO-	Data Clock Output—Complement.
64	DCO+	Data Clock Output—True.
69	DA0	A Port Output Data Bit (LSB).
70	DA1	A Port Output Data Bit.
71	DA2	A Port Output Data Bit.
72	DA3	A Port Output Data Bit.
73	DA4	A Port Output Data Bit.
76	DA5	A Port Output Data Bit.
77	DA6	A Port Output Data Bit.
78	DA7	A Port Output Data Bit.
79	DA8	A Port Output Data Bit.
80	DA9	A Port Output Data Bit.
81	DA10	A Port Output Data Bit.
84	DA11	A Port Output Data Bit (MSB).
85	OR_A	A Port Overrange.

<sup>1</sup>AGND and DRGND should be tied together to a common ground plane.

<sup>2</sup>DS Complement (DS=); can be tied to AVDD (as recommended) or left floating with no ill effects.



AD9430  
LVDS PINOUT  
TOP VIEW  
(Not to Scale)

NOTES  
1. THE AD9430 HAS A CONDUCTIVE HEAT SLUG TO HELP DISSIPATE HEAT AND ENSURE RELIABLE OPERATION OF THE DEVICE OVER THE FULL INDUSTRIAL TEMPERATURE RANGE. THE SLUG IS EXPOSED ON THE BOTTOM OF THE PACKAGE AND MUST BE FULLY CONNECTED TO GND. IT IS RECOMMENDED THAT NO PCB SIGNAL TRACES OR VIA'S BE LOCATED UNDER THE PACKAGE THAT COULD COME IN CONTACT WITH THE CONDUCTIVE SLUG. ATTACHING THE SLUG TO A GROUND PLANE WILL REDUCE THE JUNCTION TEMPERATURE OF THE DEVICE WHICH MAY BE BENEFICIAL IN HIGH TEMPERATURE ENVIRONMENTS.

Figure 5. LVDS Mode Pin Configuration

REV. 4B

Table 8. LVDS Mode Pin Function Descriptions

Pin Number	Mnemonic	Description
1	SS	Full-Scale Adjust Pin. AVDD sets $f_s = 0.768$ V p-p differential, GND sets $f_s = 1.536$ V p-p differential.
2, 42 to 46	DNC	Do Not Connect.
3	S4	Control Pin for CMOS Mode. Tie low when operating in LVDS mode.
4, 9, 12, 13, 16, 17, 20, 23, 25, 26, 30, 31, 35, 38, 41, 86, 87, 91, 92, 93, 96, 97, 100	AGND <sup>1</sup>	Analog Ground.
5	S2	Output Mode Select. GND = dual-port CMOS; AVDD = LVDS.
6	S1	Data Format Select. GND = binary, AVDD = twos complement.
7	LVDSBIAS	Set Pin for LVDS Output Current. Place 3.74 kΩ resistor terminated to ground.
8, 14, 15, 18, 19, 24, 27, 28, 29, 33, 34, 39, 40, 88, 89, 90, 94, 95, 98, 99	AVDD <sup>2</sup>	3.3 V Analog Supply.
10	SENSE	Reference Mode Select Pin. Float for internal reference operation.
11	VREF	1.235 V Reference I/O—Function Dependent on SENSE.
21	VIN+	Analog Input—True.

## AD9430

Pin Number	Mnemonic	Description
22	VIN-	Analog Input—Complement.
32	GND	Data Sync (Input)—Not Used in LVDS Mode. Tie to GND.
36	CLK+	Clock Input—True (LVPECL Levels).
37	CLK-	Clock Input—Complement (LVPECL Levels).
47, 54, 62, 75, 83	DRVDD	3.3 V Digital Output Supply (3.0 V to 3.6 V).
48, 53, 61, 67, 74, 82	DRGND <sup>1</sup>	Digital Output Ground.
49	D0-	D0 Complement Output Bit (LSB).
50	D0+	D0 True Output Bit (LSB).
51	D1-	D1 Complement Output Bit.
52	D1+	D1 True Output Bit.
55	D2-	D2 Complement Output Bit.
56	D2+	D2 True Output Bit.
57	D3-	D3 Complement Output Bit.
58	D3+	D3 True Output Bit.
59	D4-	D4 Complement Output Bit.
60	D4+	D4 True Output Bit.
63	DCO-	Data Clock Output—Complement.
64	DCO+	Data Clock Output—True.
65	D5-	D5 Complement Output Bit.
66	D5+	D5 True Output Bit.
68	D6-	D6 Complement Output Bit.
69	D6+	D6 True Output Bit.
70	D7-	D7 Complement Output Bit.
71	D7+	D7 True Output Bit.
72	D8-	D8 Complement Output Bit.
73	D8+	D8 True Output Bit.
76	D9-	D9 Complement Output Bit.
77	D9+	D9 True Output Bit.
78	D10-	D10 Complement Output Bit.
79	D10+	D10 True Output Bit.
80	D11-	D11 Complement Output Bit.
81	D11+	D11 True Output Bit.
84	OR-	Overrange Complement Output Bit.
85	OR+	Overrange True Output Bit.

<sup>1</sup> AGND and DRGND should be tied together to a common ground plane.

<sup>2</sup> Pin 33 can be tied to AVDD (as recommended) or left floating with no ill effects.