

28/40/44-Pin High-Performance, Enhanced Flash MCUs with 10-Bit A/D and nanoWatt Technology

Low-Power Features:

- · Power-Managed modes:
- Run: CPU on, peripherals on
- Idle: CPU off, peripherals on
- Sleep: CPU off, peripherals off
- · Power Consumption modes:
- PRI_RUN: 150 μA, 1 MHz, 2V
- PRI IDLE: 37 μA, 1 MHz, 2V
- SEC_RUN: 14 μA, 32 kHz, 2V
- SEC IDLE: 5.8 μA, 32 kHz, 2V
- RC RUN: 110 µA, 1 MHz, 2V
- RC IDLE: 52 μA, 1 MHz, 2V
- Sleep: 0.1 μA, 1 MHz, 2V
- Timer1 Oscillator: 1.1 µA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA
- · Two-Speed Oscillator Start-up

Oscillators:

- Four Crystal modes:
- LP, XT, HS: up to 25 MHz
- HSPLL: 4-10 MHz (16-40 MHz internal)
- . Two External RC modes, Up to 4 MHz
- . Two External Clock modes, Up to 40 MHz
- Internal Oscillator Block:
- 8 user-selectable frequencies: 31 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz, 8 MHz
- 125 kHz-8 MHz calibrated to 1%
- Two modes select one or two I/O pins
- OSCTUNE Allows user to shift frequency
- Secondary Oscillator using Timer1 @ 32 kHz
- · Fail-Safe Clock Monitor
- Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:


- · High-Current Sink/Source 25 mA/25 mA
- Three External Interrupts
- Up to 2 Capture/Compare/PWM (CCP) modules:
- Capture is 16-bit, max. resolution is 6.25 ns (Tcy/16)
- Compare is 16-bit, max. resolution is 100 ns (Tcy)
- PWM output: PWM resolution is 1 to 10-bit
- Enhanced Capture/Compare/PWM (ECCP) module:
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-Shutdown and Auto-Restart
- Compatible 10-Bit, Up to 13-Channel Analog-to-Digital Converter (A/D) module with Programmable Acquisition Time
- Dual Analog Comparators
- Addressable USART module:
- RS-232 operation using internal oscillator block (no external crystal required)

Special Microcontroller Features:


- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: > 40 Years
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 41 ms to 131s
- 2% stability over VDD and Temperature
- Single-Supply 5V In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Wide Operating Voltage Range: 2.0V to 5.5V

	Progr	ram Memory	ory Data Memory					MS	SSP		ors	
Device	Flash (bytes)	# Single Word Instructions	SRAM (bytes)	EEPROM (bytes)	VO	10-Bit A/D (ch)	CCP/ ECCP (PWM)	SPI	Master I ² C™	USART	Comparab	Timers 8/16-bit
PIC18F2220	4096	2048	512	256	25	10	2/0	Υ	Y	Y	2	2/3
PIC18F2320	8192	4096	512	256	25	10	2/0	Υ	Y	Y	2	2/3
PIC18F4220	4096	2048	512	256	36	13	1/1	Υ	Y	Y	2	2/3
PIC18F4320	8192	4096	512	256	36	13	1/1	Y	Y	Y	2	2/3

Pin Diagrams



Pin Diagrams (Cont.'d)



DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F2220
- PIC18F4220
- PIC18F2320
- PIC18F4320

This family offers the advantages of all PIC18 microcontrollers - namely, high computational performance at an economical price with the addition of highendurance Enhanced Flash program memory. On top of these features, the PIC18F2220/2320/4220/4320 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

New Core Features

nanoWatt TECHNOLOGY 1.1.1

All of the devices in the PIC18F2220/2320/4220/4320 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- · Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- · Multiple Idle Modes: The controller can also run with its CPU core disabled, but the peripherals are still active. In these states, power consumption can be reduced even further, to as little as 4%, of normal operation requirements.
- On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation. allowing the user to incorporate power-saving ideas into their application's software design.
- · Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.8 and 2.2 µA, respectively.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2220/2320/4220/4320 family offer nine different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- · Four Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input with the second pin reassigned as general I/O).
- · Two External RC Oscillator modes with the same pin options as the External Clock modes.
- · An internal oscillator block, which provides a 31 kHz INTRC clock and an 8 MHz clock with 6 program selectable divider ratios (4 MHz to 125 kHz) for a total of 8 clock frequencies.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- · Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available. This allows for code execution during what would otherwise be the clock start-up interval and can even allow an application to perform routine background activities and return to Sleep without returning to full power operation.

Other Special Features

- Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles - up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Enhanced CCP Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include Auto-Shutdown for disabling PWM outputs on interrupt or other select conditions and Auto-Restart to reactivate outputs once the condition has cleared.
- Addressable USART: This serial communication module is capable of standard RS-232 operation using the internal oscillator block, removing the need for an external crystal (and its accompanying power requirement) in applications that talk to
- 10-Bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 2 minutes, that is stable across operating voltage and temperature.

1.3 Details on Individual Family Members

Devices in the PIC18F2220/2320/4220/4320 family are available in 28-pin (PIC18F2X20) and 40/44-pin (PIC18F4X20) packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- Flash program memory (4 Kbytes for PIC18FX220 devices, 8 Kbytes for PIC18FX320)
- A/D channels (10 for PIC18F2X20 devices, 13 for PIC18F4X20 devices)

- I/O ports (3 bidirectional ports and 1 input only port on PIC18F2X20 devices, 5 bidirectional ports on PIC18F4X20 devices)
- CCP and Enhanced CCP implementation (PIC18F2X20 devices have 2 standard CCP modules, PIC18F4X20 devices have one standard CCP module and one ECCP module)
- Parallel Slave Port (present only on PIC18F4X20 devices)

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

TABLE 1-1: DEVICE FEATURES

Features	PIC18F2220	PIC18F2320	PIC18F4220	PIC18F4320	
Operating Frequency	DC - 40 MHz	DC - 40 MHz	DC - 40 MHz	DC - 40 MHz	
Program Memory (Bytes)	4096	8192	4096	8192	
Program Memory (Instructions)	2048	4096	2048	4096	
Data Memory (Bytes)	512	512	512	512	
Data EEPROM Memory (Bytes)	256	256	256	256	
Interrupt Sources	19	19	20	20	
I/O Ports	Ports A, B, C (E)	Ports A, B, C (E)	Ports A, B, C, D, E	Ports A, B, C, D, E	
Timers	4	4	4	4	
Capture/Compare/PWM Modules	2	2	1	1	
Enhanced Capture/ Compare/PWM Modules	0	0	1	1	
Serial Communications	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART	
Parallel Communications (PSP)	No	No	Yes	Yes	
10-Bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels	
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes	
Programmable Brown-out Reset	Yes	Yes	Yes	Yes	
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions	
Packages	28-Pin SPDIP 28-Pin SOIC	28-Pin SPDIP 28-Pin SOIC	40-Pin PDIP 44-Pin TQFP 44-Pin QFN	40-Pin PDIP 44-Pin TQFP 44-Pin QFN	

PIC18F2220/2320/4220/4320

1.3 Details on Individual Family Members

Devices in the PIC18F2220/2320/4220/4320 family are available in 28-pin (PIC18F2X20) and 40/44-pin (PIC18F4X20) packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- Flash program memory (4 Kbytes for PIC18FX220 devices, 8 Kbytes for PIC18FX320)
- A/D channels (10 for PIC18F2X20 devices, 13 for PIC18F4X20 devices)

- I/O ports (3 bidirectional ports and 1 input only port on PIC18F2X20 devices, 5 bidirectional ports on PIC18F4X20 devices)
- CCP and Enhanced CCP implementation (PIC18F2X20 devices have 2 standard CCP modules, PIC18F4X20 devices have one standard CCP module and one ECCP module)
- Parallel Slave Port (present only on PIC18F4X20 devices)


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

TABLE 1-1: DEVICE FEATURES


TABLE 1-1: DEVICE FEAT						
Features	PIC18F2220	PIC18F2320	PIC18F4220	PIC18F4320		
Operating Frequency	DC - 40 MHz					
Program Memory (Bytes)	4096	8192	4096	8192		
Program Memory (Instructions)	2048	4096	2048	4096		
Data Memory (Bytes)	512	512	512	512		
Data EEPROM Memory (Bytes)	256	256	256	256		
Interrupt Sources	19	19	20	20		
I/O Ports	Ports A, B, C (E)	Ports A, B, C (E)	Ports A, B, C, D, E	Ports A, B, C, D, E		
Timers	4	4	4	4		
Capture/Compare/PWM Modules	2	2	1	1		
Enhanced Capture/ Compare/PWM Modules	0	0	1	1		
Serial Communications	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART	MSSP, Addressable USART		
Parallel Communications (PSP)	No	No	Yes	Yes		
10-Bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels		
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT					
Programmable Low-Voltage Detect	Yes	Yes	Yes	Yes		
Programmable Brown-out Reset	Yes	Yes	Yes	Yes		
Instruction Set	75 Instructions	75 Instructions	75 Instructions	75 Instructions		
Packages	28-Pin SPDIP 28-Pin SOIC	28-Pin SPDIP 28-Pin SOIC	40-Pin PDIP 44-Pin TQFP 44-Pin QFN	40-Pin PDIP 44-Pin TQFP 44-Pin QFN		

FIGURE 1-1: PIC18F2220/2320 BLOCK DIAGRAM



PIC18F2220/2320/4220/4320

FIGURE 1-2: PIC18F4220/4320 BLOCK DIAGRAM



Refer to Section 2.0 "Oscillator Configurations" for additional information.

PIC18F2220/2320 PINOUT I/O DESCRIPTIONS

ABLE 1-2. FIG 101-2220/2320 FINOU				THO DESCRIPTIONS			
Pin Name		SOIC	Pin	Buffer Type	Description		
MCLR/VPP MCLR VPP	1	1	I P	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device. Programming voltage input.		
OSC1/CLKI/RA7 OSC1 CLKI	9	9	1	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise. External clock source input. Always associated with pin		
RA7			vo	TTL	function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin.		
OSC2/CLKO/RA6 OSC2	10	10	o	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKO			0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RA6			VO	TTL	General purpose I/O pin.		
RA0/AN0 RA0	2	2	vo	TTL	PORTA is a bidirectional I/O port. Digital I/O.		
AN0			1	Analog	Analog input 0.		
RA1/AN1 RA1 AN1	3	3	VO	TTL Analog	Digital I/O. Analog input 1.		
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	4	WO O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output.		
RA3/AN3/VREF+ RA3 AN3 VREF+	5	5	VO I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.		
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	6	VO 1 0	ST/OD ST	Digital I/O. Open drain when configured as output. Timer0 external clock input. Comparator 1 output.		
RA5/AN4/SS/LVDIN/C2OUT RA5 AN4 SS LVDIN C2OUT RA6 RA7	7	7	WO O	TTL Analog TTL Analog	Digital I/O. Analog input 4. SPI slave select input. Low-Voltage Detect input. Comparator 2 output. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin.		

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

CMOS = CMOS compatible input or output

= Input = Power

O = Output

OD = Open-drain (no diode to VDD)

Note 1: Alternate assignment for CCP2 when CCP2MX is cleared.

2: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

PIC18F2220/2320/4220/4320

PIC18F2220/2320 PINOUT I/O DESCRIPTIONS (CONTINUED) TABLE 1-2:

Pin Name	Pin Number		Pin	Buffer	Description		
Pin Name	PDIP	SOIC	Туре	Type	Description		
RB0/AN12/INT0	21	21			PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0 AN12 INT0	21	21	VO I	TTL Analog ST	Digital I/O. Analog input 12. External interrupt 0.		
RB1/AN10/INT1 RB1 AN10 INT1	22	22	VO I	TTL Analog ST	Digital I/O. Analog input 10. External interrupt 1.		
RB2/AN8/INT2 RB2 AN8 INT2	23	23	VO 	TTL Analog ST	Digital I/O. Analog input 8. External interrupt 2.		
RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	24	24	10 1	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input, Compare 2 output, PWM2 output.		
RB4/AN11/KBI0 RB4 AN11 KBI0	25	25	VO 	TTL Analog TTL	Digital I/O. Analog input 11. Interrupt-on-change pin.		
RB5/KBI1/PGM RB5 KBI1 PGM	26	26	10 1	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-voltage ICSP™ programming enable pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	27	27	1 1 10	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	28	28	10 1	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

= Input

CMOS = CMOS compatible input or output

OD = Open-drain (no diode to VDD)

= Power

Note 1: Alternate assignment for CCP2 when CCP2MX is cleared.

2: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

PIC18F2220/2320 PINOUT I/O DESCRIPTIONS (CONTINUED)

IABLE 1-2: PIC18F2	22012.	320 FI	NOU	I I/O DESCRIPTIONS (CONTINUED)				
Pin Name	Pin Number		Pin	Buffer	Description			
riii Naine	PDIP	SOIC	Туре	Type	Description			
					PORTC is a bidirectional I/O port.			
RC0/T10S0/T1CKI	11	11						
RC0			VO	ST	Digital I/O.			
T10S0			0	_	Timer1 oscillator output.			
T1CKI			ı	ST	Timer1/Timer3 external clock input.			
RC1/T1OSI/CCP2	12	12						
RC1			NO	ST	Digital I/O.			
T1OSI CCP2 ⁽²⁾			NO.	CMOS	Timer1 oscillator input. Capture 2 input, Compare 2 output, PWM2 output.			
			100	31	Capture 2 input, Compare 2 output, PWM2 output.			
RC2/CCP1/P1A RC2	13	13	vo	ST	Digital I/O.			
CCP1			VO	ST	Capture 1 input/Compare 1 output/PWM1 output.			
P1A			o		Enhanced CCP1 output.			
RC3/SCK/SCL	14	14	~		Emanded don't dayan.			
RC3	14	1.4	vo	ST	Digital I/O.			
SCK			VO	ST	Synchronous serial clock input/output for SPI mode.			
SCL			VO	ST	Synchronous serial clock input/output for I ² C™ mode.			
RC4/SDI/SDA	15	15						
RC4			VO	ST	Digital I/O.			
SDI			1	ST	SPI data in.			
SDA			VO	ST	I ² C data I/O.			
RC5/SDO	16	16						
RC5			VO	ST	Digital I/O.			
SDO			0	_	SPI data out.			
RC6/TX/CK	17	17						
RC6			NO	ST	Digital I/O.			
TX CK			NO NO	ST	USART asynchronous transmit.			
			WO	51	USART synchronous clock (see related RX/DT).			
RC7/RX/DT RC7	18	18	vo	ST	District			
RX RX			100	ST	Digital I/O. USART asynchronous receive.			
DT			vo	ST	USART synchronous data (see related TX/CK).			
Vss	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.			
VDD	20	20	Р	_	Positive supply for logic and I/O pins.			

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

= Input

O = Output

= Power

CMOS = CMOS compatible input or output

OD = Open-drain (no diode to VDD)

Note 1: Alternate assignment for CCP2 when CCP2MX is cleared.

2: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

PIC18F2220/2320/4220/4320

TABLE 1-3: PIC18F4220/4320 PINOUT I/O DESCRIPTIONS

Die Nesse	Pi	n Numt	oer	Pin	Buffer	B		
Pin Name	PDIP	TQFP	QFN	Туре	Type	Description		
MCLR/VPP/RE3 MCLR	1	18	18	1	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.		
VPP RE3				P	ST	Programming voltage input. Digital input.		
OSC1/CLKI/RA7 OSC1	13	30	32	1	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.		
CLKI				1	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)		
RA7				I/O	TTL	General purpose I/O pin.		
OSC2/CLKO/RA6 OSC2	14	31	33	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RA6				I/O	TTL	General purpose I/O pin.		
						PORTA is a bidirectional I/O port.		
RA0/AN0 RA0	2	19	19	I/O	TTL	Digital VO.		
AN0	_			1	Analog	Analog input 0.		
RA1/AN1 RA1 AN1	3	20	20	I/O	TTL Analog	Digital I/O. Analog input 1.		
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	21	21	₩ 0	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output.		
RA3/AN3/VREF+ RA3 AN3	5	22	22	I/O	TTL Analog	Digital I/O. Analog input 3.		
VREF+ RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	23	23	- 10 - 0	Analog ST/OD ST	A/D reference voltage (high) input. Digital I/O. Open drain when configured as output. Timer0 external clock input. Comparator 1 output.		
RA5/AN4/SS/LVDIN/ C2OUT	7	24	24					
RA5 AN4 SS LVDIN				10	Analog TTL	Digital I/O. Analog input 4. SPI slave select input.		
C2OUT				0	Analog —	Low-Voltage Detect input. Comparator 2 output.		
RA6						See the OSC2/CLKO/RA6 pin.		
RA7						See the OSC1/CLKI/RA7 pin.		

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

CMOS = CMOS compatible input or output = Input

= Power

O = Output

OD = Open-drain (no diode to VDD)

Note 1: Alternate assignment for CCP2 when CCP2MX is cleared.

2: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

TABLE 1-3: PIC18F4220/4320 PINOUT I/O DESCRIPTIONS (CONTINUED)

IABLE 1-3. FIG	110142	201402	V PIN	0011	OT I/O DESCRIPTIONS (CONTINUED)				
Pin Name	Pi	Pin Number		Pin Number		in Number P		Pin Buffer	Description
Fill Name	PDIP	TQFP	QFN	Туре	Type	Description			
						PORTE is a bidirectional I/O port.			
RE0/AN5/RD	8	25	25			•			
RF0		20	20	wo	ST	Digital I/O.			
AN5				1 100	Analog				
RD				I :	TTL	Read control for Parallel Slave Port			
ND.				Ι'.	1112	(see also WR and CS pins).			
						(see also vvR and CS pins).			
RE1/AN6/WR	9	26	26						
RE1				IVO	ST	Digital I/O.			
AN6				1	Analog	Analog input 6.			
WR				1	TTL	Write control for Parallel Slave Port			
						(see CS and RD pins).			
RE2/AN7/CS	10	27	27						
RE2				IVO	ST	Digital I/O.			
AN7				1	Analog	Analog input 7.			
CS				1	TTL	Chip select control for Parallel Slave Port			
						(see related RD and WR).			
RE3	1	18	18	_	_	See MCLR/VPP/RE3 pin.			
Vss	12,	6, 29	6, 30,	Р	_	Ground reference for logic and I/O pins.			
	31	-,	31						
Voo	11, 32	7, 28	7, 8	Р	_	Positive supply for logic and I/O pins.			
			29						
NC	_	_	13,	NC	NC	No connect.			
			28						

CMOS = CMOS compatible input or output

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

= Input O = Output = Power

OD = Open-drain (no diode to VDD)

Note 1: Alternate assignment for CCP2 when CCP2MX is cleared.

2: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

PIC18F2220/2320/4220/4320

TABLE 1-3: PIC18F4220/4320 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Name	Pin Number			Pin	Buffer	Description
٦	Pin Name	PDIP	TQFP	QFN	Type	Туре	Description
							PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
	RB0/AN12/INT0 RB0 AN12 INT0	33	8	9	1/0	TTL Analog ST	Digital I/O. Analog input 12. External interrupt 0.
	RB1/AN10/INT1 RB1 AN10 INT1	34	9	10	1/0	TTL Analog ST	Digital I/O. Analog input 10. External interrupt 1.
	RB2/AN8/INT2 RB2 AN8 INT2	35	10	11	1/0	TTL Analog ST	Digital I/O. Analog input 8. External interrupt 2.
	RB3/AN9/CCP2 RB3 AN9 CCP2 ⁽¹⁾	36	11	12	10	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input, Compare 2 output, PWM2 output.
	RB4/AN11/KBI0 RB4 AN11 KBI0	37	14	14	10	TTL Analog TTL	Digital I/O. Analog input 11. Interrupt-on-change pin.
	RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	1/0	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-voltage ICSP™ programming enable pin.
	RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	100	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
	RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	10 - 10	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

= Input = Power

CMOS = CMOS compatible input or output

O = Output

OD = Open-drain (no diode to VDD)

Note 1: Alternate assignment for CCP2 when CCP2MX is cleared.

2: Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

CKTSTAL OSCILLATOR											
Osc Type	Crystal Freq	Typical Capacitor Values Tested:									
	ried	C1	C2								
LP	32 kHz	33 pF	33 pF								
	200 kHz	15 pF	15 pF								
XT	1 MHz	33 pF	33 pF								
	4 MHz	27 pF	27 pF								
HS	4 MHz	27 pF	27 pF								
	8 MHz	22 pF	22 pF								
	20 MHz	15 pF	15 pF								

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected Vob and temperature range for the application.


See the notes following this table for additional information.

Crystals Used:							
32 kHz	4 MHz						
200 kHz	8 MHz						
1 MHz	20 MHz						

- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Rs may be required to avoid overdriving crystals with low drive level specification.
 - 5: Always verify oscillator performance over the Voo and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.

FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




HSPLL 2.3

A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency crystal oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals.

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz, A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz.

The PLL is enabled only when the oscillator Configuration bits are programmed for HSPLL mode. If programmed for any other mode, the PLL is not enabled.

FIGURE 2-3: PLL BLOCK DIAGRAM



PIC18F2220/2320/4220/4320

TABLE 1-3: PIC18F4220/4320 PINOUT I/O DESCRIPTIONS (CONTINUED)

IABLE 1-3: PIC	18742	20/432	UPIN	0011/	UT I/O DESCRIPTIONS (CONTINUED)							
Pin Name	Pin Number		Pin Number		Pin Number		Pi	Pin		Description		
Fill Hame	PDIP	TQFP	QFN	Type	Type	Description						
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	15	32	34	100	ST — ST	PORTC is a bidirectional I/O port. Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.						
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 ⁽²⁾	16	35	35	1/0	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input, Compare 2 output, PWM2 output.						
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	NO NO	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced CCP1 output.						
RC3/SCK/SCL RC3 SCK SCL	18	37	37	1/0	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.						
RC4/SDI/SDA RC4 SDI SDA	23	42	42	1/0	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.						
RC5/SDO RC5 SDO	24	43	43	0/1	ST —	Digital I/O. SPI data out.						
RC6/TX/CK RC6 TX CK	25	44	44	100	ST — ST	Digital I/O. USART asynchronous transmit. USART synchronous clock (see related RX/DT).						
RC7/RX/DT RC7 RX DT	26	1	1	1/0	ST ST ST	Digital I/O. USART asynchronous receive. USART synchronous data (see related TX/CK).						

CMOS = CMOS compatible input or output

= Input

= Power

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

O = Output

OD = Open-drain (no diode to VDD)

Note 1: Alternate assignment for CCP2 when CCP2MX is cleared.

Default assignment for CCP2 when CCP2MX (CONFIG3H<0>) is set.

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

1. LP

The PIC18F2X20 and PIC18F4X20 devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

Low-Power Crystal

2.	XT	Crystal/Resonator		
3.	HS	High-Speed Crystal/Resonator		
4.	HSPLL	High-Speed Crystal/Resonator with PLL Enabled		
5.	RC	External Resistor/Capacitor with Fosc/4 Output on RA6		
6.	RCIO	External Resistor/Capacitor with I/O on RA6		
7.	INTIO1	Internal Oscillator with Fosc/4 Output on RA6 and I/O on RA7		
8.	INTIO2	Internal Oscillator with I/O on RA6 and RA7		
9.	EC	External Clock with Fosc/4 Output		
10.	ECIO	External Clock with I/O on RA6		


2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-
	quency out of the crystal manufacturers
	specifications.

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



- Note 1: See Table 2-1 and Table 2-2 for initial values of C1 and C2.
 - A series resistor (Rs) may be required for AT strip cut crystals.
 - RF varies with the oscillator mode chosen.

TABLE 2-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Typical Capacitor Values Used:					
Mode	Freq	OSC1	OSC2		
XT	455 kHz	56 pF	56 pF		
	2.0 MHz	47 pF	47 pF		
	4.0 MHz	33 pF	33 pF		
HS	8.0 MHz	27 pF	27 pF		
	16.0 MHz	22 pF	22 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes on page 20 for additional information.


Resonators Used:				
455 kHz	4.0 MHz			
2.0 MHz	8.0 MHz			
16.0 MHz				

2.4 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-5: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)




2.5 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-6 shows how the R/C combination is connected.


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

FIGURE 2-6: RC OSCILLATOR MODE



The RCIO Oscillator mode (Figure 2-7) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 2-7: RCIO OSCILLATOR MODE



2.6 Internal Oscillator Block

The PIC18F2X20/4X20 devices include an internal oscillator block that generates two independent clock signals. Either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 or OSC2 pins.

The main output (INTOSC) is an 8-MHz clock source that can be used to directly drive the system clock. It also drives a post-scaler that can provide a range of clock frequencies from 125 kHz to 4 MHz. The INTOSC output is enabled when the system clock frequency is set from 125 kHz to 8 MHz.

The other clock source is the internal RC oscillator (INTRC) that provides a 31-kHz output. The INTRC oscillator is enabled by selecting the internal oscillator block as the system clock source or by enabling any of the following:

- · Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 23.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTRC direct or INTOSC post-scaler) is selected by configuring the IRCF bits of the OSCCON register (Register 2-2).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins. This frees the pins to be used for digital I/O.

Two configurations are available:

- INTIO1 mode The OSC2 pin outputs FOSC/4 while OSC1 functions as RA7 for digital input and output.
- INTIO2 mode OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

PIC18F2220/2320/4220/4320

2.6.2 OSCTUNE REGISTER

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of approximately 8 MHz. (See parameters F14–F19 in Table 26-8.)

The INTOSC frequency can be adjusted using the TUN5:TUN1 bits in the OSCTUNE register OSCTUNE<5:1>. OSCTUNE<0> has no effect, but is readable and writable, enabling changes of the INTOSC frequency using two increment or decrement instructions.

The internal oscillator's output can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range. When the OSCTUNE register is modified, the INTOSC and INTRC frequencies begin shifting to the new frequency. The INTOSC and INTRC clocks will stabilize at the new frequency within 100 μ s. Code execution continues during this shift.

There is no indication when the shift occurs. Operation of features that depend on the INTRC clock source frequency also will be affected by the change in frequency. This includes the WDT, Fail-Safe Clock Monitor and peripherals.

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ľ	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	
	bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-1 TUN<5:1>: Frequency Tuning bits – Adjusts the frequency of INTOSC. Can adjust INTRC, depending on TUNSEL (OSCTUN2<7>)

011111 = Maximum frequency

000001

000000 = Center frequency. Oscillator module is running at the calibrated frequency.

111111

bit 0

: :

100000 = Minimum frequency

TUN<0>: A placeholder with no effect on the INTRC frequency. Provided to facilitate incrementation and decrementation of the OSCTUN2 register and adjustment of the INTRC frequency.