



# 1 pC Charge Injection, 100 pA Leakage CMOS $\pm 5$ V/5 V/3 V 4-Channel Multiplexer

ADG604

## FEATURES

- 1 pC Charge Injection (Over the Full Signal Range)  
±2.7 V to ±5.5 V Dual Supply  
2.7 V to 5.5 V Single Supply  
Automotive Temperature Range: -40°C to +125°C  
100 pA Max @ 25°C Leakage Currents  
85 Ω Typ On Resistance  
Rail-to-Rail Operation  
Fast Switching Times  
Typical Power Consumption (<0.1 μW)  
TTL/CMOS Compatible Inputs  
14-Lead TSSOP Package**

## APPLICATIONS

- Automatic Test Equipment
  - Data Acquisition Systems
  - Battery-Powered Instruments
  - Communication Systems
  - Sample and Hold Systems
  - Remote-Powered Equipment
  - Audio and Video Signal Routing
  - Relay Replacement
  - Avionics


## **GENERAL DESCRIPTION**

The ADG604 is a CMOS analog multiplexer, comprising four single channels. It operates from a dual supply of  $\pm 2.7$  V to  $\pm 5.5$  V, or from a single supply of 2.7 V to 5.5 V.

The ADG604 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. A Logic "0" on the EN pin disables the device.

The ADG604 offers ultralow charge injection of  $\pm 1.5$  pC over the entire signal range and leakage currents of 10 pA typical at 25°C. It offers on resistance of 85  $\Omega$  typ, which is matched to within 2  $\Omega$  between channels. The ADG604 also has low power dissipation yet gives high switching speeds. The ADG604 is available in a 14-lead TSSOP package.

## **FUNCTIONAL BLOCK DIAGRAM**



## PRODUCT HIGHLIGHTS

1. Ultralow Charge Injection ( $Q_{INJ}$ :  $\pm 1.5$  pC Typ over the Full Signal Range)
  2. Leakage Current <0.5 nA max @ 85°C
  3. Dual  $\pm 2.7$  V to  $\pm 5.5$  V or Single 2.7 V to 5.5 V Supply
  4. Fully Specified to 125°C
  5. Small 14-Lead TSSOP Package

## DUAL SUPPLY<sup>1</sup>

( $V_{DD} = +5\text{ V} \pm 10\%$ ,  $V_{SS} = -5\text{ V} \pm 10\%$ , GND = 0 V. All specifications  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  unless otherwise noted.)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range		V <sub>SS</sub> to V <sub>DD</sub>		V	
On Resistance (R <sub>ON</sub> )	85 115	140	160	Ω Typ Ω Max	V <sub>DD</sub> = +4.5 V, V <sub>SS</sub> = -4.5 V V <sub>S</sub> = ± 3 V, I <sub>S</sub> = -1 mA, Test Circuit 1
On Resistance Match Between Channels (ΔR <sub>ON</sub> )	2 4	5.5	6.5	Ω Typ Ω Max	V <sub>S</sub> = ± 3 V, I <sub>S</sub> = -1 mA
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	25 40	55	60	Ω Typ Ω Max	V <sub>S</sub> = ± 3 V, I <sub>S</sub> = -1 mA
<b>LEAKAGE CURRENTS</b>					
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA Typ	V <sub>DD</sub> = +5.5 V, V <sub>SS</sub> = -5.5 V
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.1 ±0.01	±0.25	±4	nA Max nA Typ	V <sub>S</sub> = ±4.5 V, V <sub>D</sub> = ±4.5 V, Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.1 ±0.01	±0.5	±8	nA Max nA Typ	V <sub>S</sub> = ±4.5 V, V <sub>D</sub> = ±4.5 V, Test Circuit 2
	±0.1	±0.5	±10	nA Max	V <sub>S</sub> = V <sub>D</sub> = ±4.5 V, Test Circuit 3

DIGITAL INPUTS				
Input High Voltage, $V_{INH}$		2.4	$V_{Min}$	
Input Low Voltage, $V_{INL}$		0.8	$V_{Max}$	
Input Current $I_{INL}$ or $I_{INH}$	0.005	$\pm 0.1$	$\mu A_{Typ}$ $\mu A_{Max}$ $pF_{Typ}$	$V_{IN} = V_{INL}$ or $V_{INH}$
$C_{IN}$ , Digital Input Capacitance	2			
DYNAMIC CHARACTERISTICS <sup>2</sup>				
Transition Time	70		ns Typ	
$t_{ON}$ Enable	100	120	ns Max	$V_{S1} = +3$ V, $V_{S4} = -3$ V, $R_L = 300 \Omega$ , $C_L = 35$ pF, Test Circuit 4
$t_{OFF}$ Enable	80		ns Typ	$R_L = 300 \Omega$ , $C_L = 35$ pF
	105	130	ns Max	$V_S = 3$ V, Test Circuit 6
	30		ns Typ	$R_L = 300 \Omega$ , $C_L = 35$ pF
Break-Before-Make Time Delay, $t_{BBM}$	45	55	ns Max	$V_S = 3$ V, Test Circuit 6
	20		ns Typ	$R_L = 300 \Omega$ , $C_L = 35$ pF, $V_{S1} = V_{S2} = 3$ V, Test Circuit 5
Charge Injection	-1		pC Typ	$V_S = 0$ V, $R_S = 0$ $\Omega$ , $C_L = 1nF$ , Test Circuit 7
Off Isolation	-75		dB Typ	$R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 10$ MHz, Test Circuit 8
Channel-to-Channel Crosstalk	-70		dB Typ	$R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 10$ MHz, Test Circuit 10
Bandwidth -3 dB	280		MHz Typ	$R_L = 50 \Omega$ , $C_L = 5$ pF, Test Circuit 9
$C_S$ (OFF)	5		pF Typ	$f = 1$ MHz
$C_D$ (OFF)	17		pF Typ	$f = 1$ MHz
$C_D$ , $C_S$ (ON)	18		pF Typ	$f = 1$ MHz
POWER REQUIREMENTS				
$I_{DD}$	0.001	1.0	$\mu A_{Typ}$ $\mu A_{Max}$	$V_{DD} = +5.5$ V, $V_{SS} = -5.5$ V Digital Inputs = 0 V or 5.5 V
$I_{SS}$	0.001	1.0	$\mu A_{Typ}$ $\mu A_{Max}$	Digital Inputs = 0 V or 5.5 V

## NOTES

<sup>1</sup>Y Version Temperature Range: -40°C to +125°C<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

**SINGLE SUPPLY<sup>1</sup>** ( $V_{DD} = 5$  V  $\pm 10\%$ ,  $V_{SS} = 0$  V, GND = 0 V. All specifications -40°C to +125°C unless otherwise noted.)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{DD}$	V	
On Resistance ( $R_{ON}$ )	210			$\Omega_{Typ}$	$V_{DD} = 4.5$ V, $V_{SS} = 0$ V
	290	350	380	$\Omega_{Max}$	$V_S = 3.5$ V, $I_S = -1$ mA, Test Circuit 1
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	3			$\Omega_{Typ}$	$V_S = 3.5$ V, $I_S = -1$ mA
		12	13	$\Omega_{Max}$	
LEAKAGE CURRENTS					
Source OFF Leakage $I_S$ (OFF)	$\pm 0.01$			nA Typ	$V_{DD} = 5.5$ V
	$\pm 0.1$	$\pm 0.25$	$\pm 4$	nA Max	$V_S = 1$ V/4.5 V, $V_D = 4.5$ V/1 V, Test Circuit 2
Drain OFF Leakage $I_D$ (OFF)	$\pm 0.01$			nA Typ	$V_S = 1$ V/4.5 V, $V_D = 4.5$ V/1 V, Test Circuit 2
	$\pm 0.1$	$\pm 0.5$	$\pm 8$	nA Max	$V_S = V_D = 4.5$ V/1 V, Test Circuit 2
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.01$			nA Typ	$V_S = V_D = 4.5$ V/1 V, Test Circuit 3
	$\pm 0.1$	$\pm 0.5$	10	nA Max	
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.4	$V_{Min}$	
Input Low Voltage, $V_{INL}$			0.8	$V_{Max}$	
Input Current $I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu A_{Typ}$ $\mu A_{Max}$ $pF_{Typ}$	$V_{IN} = V_{INL}$ or $V_{INH}$
$C_{IN}$ , Digital Input Capacitance	2				

DYNAMIC CHARACTERISTICS <sup>2</sup>					
Transition Time	90		ns Typ	V <sub>S1</sub> = 3 V, V <sub>S4</sub> = 0 V, R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF, Test Circuit 4	
t <sub>ON</sub> Enable	150	185	ns Max	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	
t <sub>OFF</sub> Enable	105		ns Typ	V <sub>S</sub> = 3 V, Test Circuit 6	
	150	190	ns Max	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF	
	45		ns Typ	V <sub>S</sub> = 3 V, Test Circuit 6	
Break-Before-Make Time Delay, t <sub>BBM</sub>	70	80	ns Max	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF, V <sub>S1</sub> = V <sub>S2</sub> = 3 V, Test Circuit 5	
	30		ns Typ	V <sub>S</sub> = 0 V, R <sub>S</sub> = 0 Ω, C <sub>L</sub> = 1 nF, Test Circuit 7	
Charge Injection	0.3		ns Min	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 10 MHz, Test Circuit 8	
Off Isolation	-65		pC Typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 10 MHz, Test Circuit 10	
Channel-to-Channel Crosstalk	-70		dB Typ	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, Test Circuit 9	
Bandwidth -3 dB	250		MHz Typ	f = 1 MHz	
C <sub>S</sub> (OFF)	5		pF Typ	f = 1 MHz	
C <sub>D</sub> (OFF)	17		pF Typ	f = 1 MHz	
C <sub>D</sub> , C <sub>S</sub> (ON)	18		pF Typ	f = 1 MHz	
POWER REQUIREMENTS					
I <sub>DD</sub>	0.001	1.0	μA Typ μA Max	V <sub>DD</sub> = 5.5 V Digital Inputs = 0 V or 5.5 V	

#### NOTES

<sup>1</sup>Y Version Temperature Range: -40°C to +125°C

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## SINGLE SUPPLY<sup>1</sup>

(V<sub>DD</sub> = 3 V ± 10%, V<sub>SS</sub> = 0 V, GND = 0 V. All specifications -40°C to +125°C unless otherwise noted.)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	380	420	460	Ω Typ	V <sub>DD</sub> = 2.7 V, V <sub>SS</sub> = 0 V V <sub>S</sub> = 1.5 V, I <sub>S</sub> = -1 mA, Test Circuit 1
On Resistance Match Between Channels (ΔR <sub>ON</sub> )			5	Ω Typ	V <sub>S</sub> = 1.5 V, I <sub>S</sub> = -1 mA
LEAKAGE CURRENTS					
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA Typ	V <sub>DD</sub> = 3.3 V
	±0.1	±0.25	±4	nA Max	V <sub>S</sub> = 1 V/3 V, V <sub>D</sub> = 3 V/1 V, Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA Typ	V <sub>S</sub> = 1 V/3 V, V <sub>D</sub> = 3 V/1 V, Test Circuit 2
	±0.1	±0.5	±8	nA Max	V <sub>S</sub> = 1 V/3 V, V <sub>D</sub> = 3 V/1 V, Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01			nA Typ	V <sub>S</sub> = V <sub>D</sub> = 1 V/3 V, Test Circuit 3
	±0.1	±0.5	±10	nA Max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V Min	
Input Low Voltage, V <sub>INL</sub>			0.8	V Max	
Input Current I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA Typ μA Max	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
C <sub>IN</sub> , Digital Input Capacitance	2		±0.1	pF Typ	

DYNAMIC CHARACTERISTICS <sup>2</sup>						
Transition Time		170	390	450	ns Typ	$V_{S1} = 2 \text{ V}$ , $V_{S4} = 0 \text{ V}$ , $R_L = 300 \Omega$ ,
$t_{ON}$ Enable		320			ns Max	$C_L = 35 \text{ pF}$ , Test Circuit 4
		180			ns Typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
$t_{OFF}$ Enable		250	265	390	ns Max	$V_S = 2 \text{ V}$ , Test Circuit 6
		100			ns Typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
Break-Before-Make Time Delay, $t_{BBM}$		160	205	225	ns Max	$V_S = 2 \text{ V}$ , Test Circuit 6
		100			ns Typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
Charge Injection		0.3		10	ns Min	$V_{S1} = V_{S2} = 2 \text{ V}$ , Test Circuit 5
					pC Typ	$V_S = 0 \text{ V}$ to $3.3 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \mu\text{F}$ , Test Circuit 7
Off Isolation		-65			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ , Test Circuit 8
Channel-to-Channel Crosstalk		70			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 10 \text{ MHz}$ , Test Circuit 10
Bandwidth -3 dB		250			MHz Typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , Test Circuit 9
$C_S$ (OFF)		5			pF Typ	$f = 1 \text{ MHz}$
$C_D$ (OFF)		17			pF Typ	$f = 1 \text{ MHz}$
$C_D$ , $C_S$ (ON)		18			pF Typ	$f = 1 \text{ MHz}$
POWER REQUIREMENTS						
$I_{DD}$		0.001		1.0	$\mu\text{A}$ Typ	$V_{DD} = 3.3 \text{ V}$
					$\mu\text{A}$ Max	Digital Inputs = 0 V or 3.3 V

## NOTES

<sup>1</sup>Y Version Temperature Range: -40°C to +125°C<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS<sup>1</sup>(T<sub>A</sub> = 25°C unless otherwise noted)

V <sub>DD</sub> to V <sub>SS</sub>	13 V
V <sub>DD</sub> to GND	-0.3 V to +6.5 V
V <sub>SS</sub> to GND	+0.3 V to -6.5 V
Analog Inputs <sup>2</sup>	V <sub>SS</sub> -0.3 V to V <sub>DD</sub> + 0.3 V
Digital Inputs <sup>2</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, Whichever Occurs First
Peak Current, S or D	20 mA (Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D	10 mA
Operating Temperature Range	Automotive (Y Version) -40°C to +125°C
Storage Temperature Range	-65°C to +150°C

Junction Temperature ..... 150°C  
 TSSOP Package

$\theta_{JA}$  Thermal Impedance ..... 150°C/W  
 $\theta_{JC}$  Thermal Impedance ..... 27°C/W  
 Lead Temperature, Soldering (10 seconds) ..... 300°C  
 IR Reflow, Peak Temperature ..... 220°C

## NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at EN, A0, A1, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

## ORDERING GUIDE

Model Option	Temperature Range	Package Description	Package
ADG604YRU	-40°C to +125°C	Thin Shrink Small Outline (TSSOP)	RU-14

## PIN CONFIGURATION




Table I. Truth Table

A1	A0	EN	ON Switch
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4


## TERMINOLOGY

---


$V_{DD}$	Most Positive Power Supply Potential
$V_{SS}$	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to ground at the device.
GND	Ground (0 V) Reference
$I_{DD}$	Positive Supply Current
$I_{SS}$	Negative Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
$R_{ON}$	Ohmic Resistance between D and S
$\Delta R_{ON}$	On Resistance Match between any two channels, i.e., $R_{ON\ Max} - R_{ON\ Min}$
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of On resistance as measured over the specified analog signal range.
$I_S\ (OFF)$	Source Leakage Current with the Switch "OFF"
$I_D\ (OFF)$	Drain Leakage Current with the Switch "OFF"
$I_D, I_S\ (ON)$	Channel Leakage Current with the Switch "ON"
$V_D, V_S$	Analog Voltage on Terminals D, S
$V_{INL}$	Maximum Input Voltage for Logic "0"
$V_{INH}$	Minimum Input Voltage for Logic "1"
$I_{INL}\ (I_{INH})$	Input Current of the Digital Input
$C_S\ (OFF)$	Channel Input Capacitance for "OFF" Condition
$C_D\ (OFF)$	Channel Output Capacitance for "OFF" Condition
$C_D, C_S\ (ON)$	"On" Switch Capacitance
$C_{IN}$	Digital Input Capacitance
$t_{ON}\ (EN)$	Delay time between the 50% and 90% points of the digital input and switch "ON" condition.
$t_{OFF}\ (EN)$	Delay time between the 50% and 90% points of the digital input and switch "OFF" condition.
$t_{TRANSITION}$	Delay time between the 50% and 90% points of the digital input and switch "ON" condition when switching from one address state to another.
$t_{BBM}$	"OFF" time or "ON" time measured between the 80% points of both switches, when switching from one address state to another.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "On" switch.
Bandwidth	Frequency Response of the "On" Switch
Insertion Loss	Loss Due to the On Resistance of the Switch

---


## Typical Performance Characteristics—ADG604




TPC 1. On Resistance vs.  $V_D$  ( $V_S$ ), Dual Supply




TPC 4. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 2. On Resistance vs.  $V_D$  ( $V_S$ ), Single Supply




TPC 5. Leakage Currents vs. Temperature, Dual Supply




TPC 3. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




TPC 6. Leakage Currents vs. Temperature, Single Supply




*TPC 7. Charge Injection vs. Source Voltage*




*TPC 10. Crosstalk vs. Frequency*



*TPC 8.  $t_{ON}/t_{OFF}$  Times vs. Temperature*




*TPC 11. On Response vs. Frequency*




*TPC 9. Off Isolation vs. Frequency*


# Test Circuits




*Test Circuit 1. On Resistance*




*Test Circuit 2. Off Leakage*




*Test Circuit 3. On Leakage*




*Test Circuit 4. Switching Time of Multiplexer,  $t_{TRANSITION}$*




*Test Circuit 5. Break-Before-Make Delay,  $t_{BBM}$*




*Test Circuit 6. Enable Delay,  $t_{ON(EN)}$ ,  $t_{OFF(EN)}$*




Test Circuit 7. Charge Injection



Test Circuit 8. Off Isolation



Test Circuit 10. Channel-to-Channel Crosstalk



Test Circuit 9. Bandwidth