

# 2 $\Omega$ , CMOS, $\pm 5$ V/+5 V SPST Switches

**Data Sheet** 

ADG601/ADG602

#### **FEATURES**

Low on resistance, 2.5  $\Omega$  maximum <0.65  $\Omega$  on-resistance flatness Dual ±2.7 V to ±5.5 V or single +2.7 V to +5.5 V supplies Rail-to-rail input signal range Tiny, 6-lead SOT-23; 8-lead MSOP; and 820  $\mu$ m × 2255  $\mu$ m die Low power consumption TTL-/CMOS-compatible inputs

#### APPLICATIONS

Automatic test equipment
Power routing
Communication systems
Data acquisition systems
Sample-and-hold systems
Avionics
Relay replacement
Battery-powered systems

#### GENERAL DESCRIPTION

The ADG601/ADG602 are monolithic, CMOS single-pole single-throw (SPST) switches with on resistance typically less than 2.5  $\Omega$ . The low on-resistance flatness makes the ADG601/ADG602 ideally suited to many applications, particularly those requiring low distortion. These switches are ideal replacements for mechanical relays because they are more reliable, have lower power requirements, and are available in much smaller package sizes.

The ADG601 is a normally open (NO) switch, and the ADG602 is a normally closed (NC) switch. Each switch conducts equally well in both directions when the device is on, with the input signal range extending to the supply rails.

The switches are available in tiny, 6-lead SOT-23; 8-lead MSOP; and  $820 \, \mu m \times 2255 \, \mu m$  die.

#### FUNCTIONAL BLOCK DIAGRAMS




Table 1. Truth Table

ADG601 IN	ADG602 IN	Switch Condition
0	1	Off
1	0	On

#### PRODUCT HIGHLIGHTS

- 1. Low on resistance (2 Ω typical)
- Dual ±2.7 V to ±5.5 V or single +2.7 V to +5.5 V supplies
- Tiny, 6-lead SOT-23; 8-lead MSOP; and 820 μm × 2255 μm die
- 4. Rail-to-rail input signal range

# **SPECIFICATIONS**

## **DUAL SUPPLY**

 $V_{DD}$  = 5 V ± 10%,  $V_{SS}$  = -5 V ± 10%, GND = 0 V, unless otherwise noted.

Table 2.

	B Version <sup>1</sup>		Unit	Test Conditions/Comments
Parameter	+25°C -40°C to +85°C			
ANALOG SWITCH				
Analog Signal Range		Vss to VDD	V	V <sub>DD</sub> = +4.5 V, V <sub>SS</sub> = -4.5 V
On Resistance (Ron)	2		Ω typ	$V_s = \pm 4.5 \text{ V}$ , $I_{DS} = -10 \text{ mA}$ ; see Figure 15
	2.5	5.5	Ω max	
On-Resistance Flatness (RFLAT (ON))	0.35	0.4	Ωtyp	$V_s = \pm 3.3 \text{ V, los} = -10 \text{ mA}$
	0.6	0.65	Ω max	
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.01		nA typ	$V_S = +4.5 \text{ V/}-4.5 \text{ V}, V_D = -4.5 \text{ V/}+4.5 \text{ V}$ ; see Figure 16
	±0.25	±1	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01		nA typ	$V_S = +4.5 \text{ V/}-4.5 \text{ V}, V_D = -4.5 \text{ V/}+4.5 \text{ V}$ ; see Figure 16
	±0.25	±1	nA max	
Channel On Leakage, ID, Is (On)	±0.01		nA typ	$V_S = V_D = +4.5 \text{ V or } -4.5 \text{ V}$ ; see Figure 17
	±0.25	±1	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current, Inc or Inn	0.005		μA typ	Vin = Vinl or Vinh
		±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	2		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
ton	80		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	120	155	ns max	Vs = 3.3 V; see Figure 18
toff	45		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	75	90	ns max	V <sub>s</sub> = 3.3 V; see Figure 18
Charge Injection	250		pC typ	$V_s = 0 \text{ V}$ , $R_s = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 19
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 20
Bandwidth –3 dB	180		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 21
C <sub>s</sub> (Off)	50		pF typ	f = 1 MHz
C <sub>D</sub> (Off)	50		pF typ	f = 1 MHz
C <sub>D</sub> , C <sub>s</sub> (On)	145		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
loo	0.001		μA typ	Digital inputs = 0 V or 5.5 V
		1.0	μA max	
I <sub>ss</sub>	0.001		μA typ	Digital inputs = 0 V or 5.5 V
		1.0	μA max	

<sup>&</sup>lt;sup>1</sup> Temperature range for B version is −40°C to +85°C. <sup>2</sup> Guaranteed by design, not subject to production test.

### SINGLE SUPPLY

 $V_{DD}$  = 5 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

		B Version <sup>1</sup>			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to Vpp	V	V <sub>DD</sub> = 4.5 V	
On Resistance (Ron)	3.5		Ωtyp	$V_s = 0 \text{ V to } 4.5 \text{ V, } I_{DS} = -10 \text{ mA; see Figure 15}$	
	5	8	Ωmax		
On-Resistance Flatness (RFLAT (ON))	0.2	0.2	Ωtyp	$V_s = 1.5 \text{ V to } 3.3 \text{ V, } I_{DS} = -10 \text{ mA}$	
		0.6	Ωmax		
LEAKAGE CURRENTS				V <sub>DD</sub> = 5.5 V	
Source Off Leakage, Is (Off)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}; \text{ see Figure 16}$	
	±0.25	±1	nA max		
Drain Off Leakage, I <sub>D</sub> (Off)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}; \text{ see Figure 16}$	
	±0.25	±1	nA max		
Channel On Leakage, ID, Is (On)	±0.01		nA typ	$V_S = V_D = 4.5 \text{ V or } 1 \text{ V}$ ; see Figure 17	
	±0.25	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.4	V min		
Input Low Voltage, VINL		0.8	V max		
Input Current, Inc. or Inh	0.005		μA typ	VIN = VINL OF VINH	
		±0.1	μA max		
Digital Input Capacitance, C <sub>IN</sub>	2		pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	110		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
	220	280	ns max	V <sub>s</sub> = 3.3 V; see Figure 18	
torr	50		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
	80	110	ns max	Vs = 3.3 V; see Figure 18	
Charge Injection	20		pC typ	$V_s = 0 \text{ V}$ , $R_s = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 19	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 20	
Bandwidth =3 dB	180		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 21	
Cs (Off)	50		pF typ	f = 1 MHz	
C <sub>D</sub> (Off)	50		pF typ	f = 1 MHz	
C <sub>D</sub> , C <sub>s</sub> (On)	145		pF typ	f = 1 MHz	
POWER REQUIREMENTS				V <sub>DD</sub> = 5.5 V	
I <sub>DD</sub>	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max		

<sup>&</sup>lt;sup>1</sup> Temperature range for B version is −40°C to +85°C. <sup>2</sup> Guaranteed by design, not subject to production test.

# ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	13 V
V <sub>DD</sub> to GND	-0.3 V to +6.5 V
V <sub>ss</sub> to GND	+0.3 V to -6.5 V
Analog Inputs <sup>1</sup>	$V_{SS} = 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs <sup>1</sup>	-0.3 V to Vpp + 0.3 V or 30 mA (whichever occurs first)
Continuous Current, S or D	100 mA
Peak Current, S or D	
(Pulsed at 1 ms, 10% Duty Cycle Max)	200 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150℃
Thermal Resistance	
MSOP	
$\Theta_{JA}$	206°C/W
$\theta_{JC}$	44°C/W
SOT-23	
$\Theta_{JA}$	229.6°C/W
$\theta_{JC}$	91.99°C/W
Lead Temperature, Soldering (10 sec)	300℃
IR Reflow, Peak Temperature	260°C

Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating may be applied at a time.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 6-Lead SOT-23 (RJ-6)



Figure 3. 8-Lead MSOP (RM-8)

**Table 5. Pin Function Descriptions** 

Pin No.				
6-Lead SOT-23	8-Lead MSOP	Mnemonic	Description	
1	4	V <sub>DD</sub>	Most Positive Power Supply Potential.	
2	8	S	Source Terminal. Can be an input or output.	
3	5	Vss	Most Negative Power Supply Potential.	
4	7	GND	Ground (0 V) Reference.	
5	1	D	Drain Terminal. Can be an input or output.	
6	6	IN	Logic Control Input.	
N/A <sup>1</sup>	2, 3	NC	No Connect.	

<sup>&</sup>lt;sup>1</sup> N/A is not applicable.



Figure 4. Die (820 μm × 2255 μm)

limited to the maximum ratings given.

Table 6. Die Pad Coordinates1

		e Pad rdinates		
Die Pad No.	X (μm)	Υ (μm)	Mnemonic	Description
1	-265	+754	NC	No Connect.
2	-265	+525	D	Drain Terminal. Can be an input or output.2
3	-265	+241	D	Drain Terminal. Can be an input or output.2
4	-265	+141	D	Drain Terminal. Can be an input or output. <sup>2</sup>
5	-265	-191	NC	No Connect.
6	-265	-409	NC	No Connect.
7	-265	-549	NC	No Connect.
8	-265	-787	V <sub>DD</sub>	Most Positive Power Supply Potential.
9	+265	-767	Vss	Most Negative Power Supply Potential.
10	+265	-429	IN	Logic Control Input.
11	+265	-289	GND	Ground (0 V) Reference.
12	+265	+189	S	Source Terminal. Can be an input or output.3
13	+265	+521	S	Source Terminal. Can be an input or output.3
14	+265	+661	NC	Source Terminal. Can be an input or output.

<sup>&</sup>lt;sup>1</sup> Measured from the center of the die.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance vs. Vo, Vs (Dual Supply)




Figure 8. On Resistance vs. Vo, Vs for Different Temperatures (Single Supply)




Figure 6. On Resistance vs. Vo, Vs (Single Supply)




Figure 9. Leakage Currents vs. Temperature (Dual Supply)

<sup>&</sup>lt;sup>2</sup> Bond the D pads together to a single point to preserve the on resistance and current handling capability. The common point acts as the drain pin of the switch.

<sup>3</sup> Bond the S pads together to a single point to preserve the on resistance and current handling capability. The common point acts as the source pin of the switch.




Figure 7. On Resistance vs. V<sub>D</sub>, V<sub>S</sub> for Different Temperatures (Dual Supply)




Figure 11. Charge Injection vs. Source Voltage




Figure 12. tow/toff Times vs. Temperature




Figure 10. Leakage Currents vs. Temperature (Single Supply)




Figure 13. Off Isolation vs. Frequency




Figure 14. On Response vs. Frequency

## TERMINOLOGY

 $V_{DD}$ 

Most positive power supply potential.

 $\mathbf{v}_{\mathsf{ss}}$ 

Most negative power supply potential.

 $I_{DD}$ 

Positive supply current.

 $I_{ss}$ 

Negative supply current.

GND

Ground (0 V) reference.

S

Source terminal. Can be an input or an output.

D

Drain terminal. Can be an input or an output.

IN

Logic control input.

VD, Vs

Analog voltage on Terminal D and Terminal S.

Row

Ohmic resistance between Terminal D and Terminal S.

RELATION)

Flatness is defined as the difference between the maximum and minimum values of on resistance as measured over the specified analog signal range.

Is (Off)

Source leakage current with the switch off.

ID (Off)

Drain leakage current with the switch off.

ID, Is (On)

Channel leakage current with the switch on.

 $V_{INL}$ 

Maximum input voltage for Logic 0.

 $V_{INB}$ 

Minimum input voltage for Logic 1.

IINL (IINH)

Input current of the digital input.

Cs (Off)

Off switch source capacitance. Measured with reference to ground.

 $C_D$  (Off)

Off switch drain capacitance. Measured with reference to ground.

CD, Cs (On)

On switch capacitance. Measured with reference to ground.

CIN

Digital input capacitance.

 $t_{ON}$ 

Delay between applying the digital control input and the output switching on.

toff

Delay between applying the digital control input and the output switching off.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.


On Response


Frequency response of the on switch.


Insertion Loss


Loss due to the on resistance of the switch.

# **TEST CIRCUITS**













Figure 18. Switching Times






Figure 19. Charge Injection




Figure 20. Off Isolation




Figure 21. Bandwidth