



# SN54AC245, SN74AC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

- 2-V to 6-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 6 V
- Max t<sub>pd</sub> of 7 ns at 5 V

SN54AC245 . . . J OR W PACKAGE  
SN74AC245 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)



SN54AC245 . . . FK PACKAGE  
(TOP VIEW)



## description/ordering information

The 'AC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

When the output-enable (OE) is low, the device passes noninverted data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction control (DIR) input. A high on OE disables the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


## ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP - N	Tube	SN74AC245N	SN74AC245N
	SOIC - DW	Tube	SN74AC245DW	AC245
		Tape and reel	SN74AC245DWR	
	SOP - NS	Tape and reel	SN74AC245NSR	AC245
	SSOP - DB	Tape and reel	SN74AC245DBR	AC245
	TSSOP - PW	Tube	SN74AC245PW	AC245
		Tape and reel	SN74AC245PWR	
-55°C to 125°C	CDIP - J	Tube	SNJ54AC245J	SNJ54AC245J
	CFP - W	Tube	SNJ54AC245W	SNJ54AC245W
	LCCC - FK	Tube	SNJ54AC245FK	SNJ54AC245FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

FUNCTION TABLE

INPUTS		OPERATION	
OE	DIR		
L	L	B data to A bus	
L	H	A data to B bus	
H	X	Isolation	

**logic diagram (positive logic)**

To Seven Other Channels

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, V <sub>CC</sub> . . . . .	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) . . . . .	-0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1) . . . . .	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) . . . . .	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) . . . . .	±20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) . . . . .	±50 mA
Continuous current through V <sub>CC</sub> or GND . . . . .	±200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	
DB package . . . . .	70°C/W
DW package . . . . .	58°C/W
N package . . . . .	69°C/W
NS package . . . . .	60°C/W
PW package . . . . .	83°C/W
Storage temperature range, T <sub>stg</sub> . . . . .	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**switching characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			SN54AC245		SN74AC245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.5	5	8.5	1	11.5	1	9	ns
t <sub>PHL</sub>			1.5	5	8.5	1	10	1	9	
t <sub>PZH</sub>	OE	A or B	2.5	7	11.5	1	13.5	2	12.5	ns
t <sub>PZL</sub>			2.5	7.5	12	1	14.5	2	13.5	
t <sub>PHZ</sub>	OE	A or B	2	6.5	12	1	13.5	1	12.5	ns
t <sub>PLZ</sub>			2	7	11.5	1	14	1.5	13	

**recommended operating conditions (see Note 3)**

				SN54AC245	SN74AC245	UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2	6	2	6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V		2.1	2.1	V
		V <sub>CC</sub> = 4.5 V		3.15	3.15	
		V <sub>CC</sub> = 5.5 V		3.85	3.85	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	0.9	V
		V <sub>CC</sub> = 4.5 V		1.35	1.35	
		V <sub>CC</sub> = 5.5 V		1.65	1.65	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V		-12	-12	mA
		V <sub>CC</sub> = 4.5 V		-24	-24	
		V <sub>CC</sub> = 5.5 V		-24	-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V		12	12	mA
		V <sub>CC</sub> = 4.5 V		24	24	
		V <sub>CC</sub> = 5.5 V		24	24	
Δt/Δv	Input transition rise or fall rate			8	8	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54AC245	SN74AC245	UNIT
			MIN	TYP	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9	2.9	V
		4.5 V	4.4			4.4	4.4	
		5.5 V	5.4			5.4	5.4	
	I <sub>OH</sub> = -12 mA	3 V	2.56			2.4	2.46	
		4.5 V	3.86			3.7	3.76	
	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7	4.76	
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	5.5 V				3.85		V
		5.5 V					3.85	
		5.5 V					3.85	
	I <sub>OL</sub> = 12 mA	3 V	0.002	0.1		0.1	0.1	
		4.5 V	0.001	0.1		0.1	0.1	
	I <sub>OL</sub> = 24 mA	5.5 V	0.001	0.1		0.1	0.1	
I <sub>OZ</sub>	I <sub>OL</sub> = 50 mA†	3 V	0.36			0.5	0.44	V
		4.5 V	0.36			0.5	0.44	
		5.5 V	0.36			0.5	0.44	
	I <sub>OL</sub> = 75 mA†	5.5 V				1.65		
		5.5 V					1.65	
	I <sub>I</sub> A or B ports‡	5.5 V	±0.1			±1	±1	μA
	OE or DIR		±0.1			±1	±1	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		±0.5		±10	±5	μA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5				pF
C <sub>IO</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		15				pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.


switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			SN54AC245		SN74AC245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1.5	3.5	6.5	1	8.5	1	7	ns
$t_{PHL}$			1.5	3.5	6	1	7.5	1	7	
$t_{PZH}$	OE	A or B	1.5	5	8.5	1	10	1	9	ns
$t_{PZL}$			1.5	5.5	9	1	10.5	1	9.5	
$t_{PHZ}$	OE	A or B	1.5	5.5	9	1	10.5	1	10	ns
$t_{PLZ}$			1.5	5.5	9	1	10.5	1	10	

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS		TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	$C_L = 50 \text{ pF}$	$f = 1 \text{ MHz}$	45	pF

### PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	Open

### LOAD CIRCUIT



### VOLTAGE WAVEFORMS



### VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms